EDA start up offering a physical design solution claiming guaranteed accurate prediction and delivery of the best possible timing results, without iterations.
This site provides information regarding boundary-scan JTAG testing, JTAG In-System-Programming of Flash memories and CPLDs, JTAG emulation and debugging.